搜索资源列表
ADCS5451A_Sample
- 用verilog语言实现的ADCS5451 AD转换芯片的控制与数据读取。-Using verilog language to achieve ADCS5451 AD converter chip control and data read.
FPGA_Uart
- FPGA程序,verilog HDL语言编写,包含AD转换和串口发送程序,由于AD芯片种类繁多时序迥异,故主要参考串口发送程序。本程序使用quartus ii 13.0 编写。-FPGA procedures, verilog HDL language, includes an AD converter and serial transmission program, since a wide range of AD chip timing are different, so the main
S16_ADC
- 用Verilog HDL语言编写的AD转换器,可以再Xilinx芯片实现,用ISE软件环境下开发-Using Verilog HDL language AD converter, you can then Xilinx chip, with the ISE software development environment
AD7865
- verilog HDL语言编写的16位AD采样程序,包含源码和测试文件,已通过测试-verilog HDL language 16 AD sampling procedures, including source code and test files, has been tested
AD9777_SPI_CONFIG
- verilog ad9777 ad芯片的配置程序,SPI接口协议 16bit DA-Verilog ad9777 AD chip configuration program, SPI interface protocols for 16 bit DA
tlv2553
- verilog tlv2553 TI公司的ad芯片 在modelsim上进行波形仿真-verilog tlv2553
AD_sampling
- 基于Verilog的AD采样FPGA程序,如果使用的话,FPGA接口重新设置即可-AD Sampling verilog program that is based on FPGA,if used,the IO Pins of FPGA should be redifined
FPGA-Vrilog
- 我们课程设计的代码,课设内容是基于FPGA的时间测量和AD模数转换。该代码是用Verilog语言编写的。-Our curriculum design code, class-based content is FPGA-based time measurement and AD analog to digital conversion. The code is written in Verilog language.
0404--AD16
- 16bits AD FPGA Verilog HDL -16bits AD FPGA Verilog HDL16bits AD FPGA Verilog HDL
ADC_pf89
- 本verilog代码通过IIC总线实现了对 PCF8591AD、DA转换芯片的控制。适用于FPGA,亲测可用。-this is used for FPGA to control PCF8591(AD/DA) chip by verilog.
addafilter
- 基于NIOSii的数字滤波器,包括AD和DA的读取输出部分,包括C语言源码和verilog源工程-digital filter based on Nios2
i2c_lightsensor
- 用Verilog HDL编写的光敏传感器AD/DA程序,AD结果显示在LCD上,DA结果控制LED的亮度,相关软件:ISE Design suit,硬件:xilinx FPGA开发板-Verilog HDL prepared with light sensors AD/DA program, AD results are displayed on LCD, DA of controlling LED brightness, software: ISE Design suit, hardware:
ADconversion
- Veriloghdl 代码使用ADC0809来进行ad转换,使用verilog hdl程序来进行ad转化-Veriloghdl ad code uses ADC0809 to convert, using the verilog hdl program to ad conversion
ADC_Tube
- 基于FPGA实现AD采集并通过数码管显示的程序 使用芯片为EP2C8Q208C8N,所用AD9280,使用Verilog语言编程,本例子有工程文件、仿真、波形,经过测试可以使用。-Based on FPGA chip AD acquisition and use of EP2C8Q208C8N, used AD9280, using Verilog language programming, the present examples are engineering documents,
MAX197-5STATE
- 使用Verilog在Quartus II下编写的MAX197 AD采集程序,系统时钟50MHz。经测试完全可使用。-Use Verilog in Quartus II prepared MAX197 AD collection procedures, the system clock 50MHz. Tested fully use.
AD_filter
- 一个最简单的verilog实现的ad采样数据滤波的算法。可以用来学习ad数据的滤波.-One of the simplest ad sampled data filtering algorithm verilog achieve. Learning can be used to filter data ad
FPGA_phase_lock_demodulation
- FPGA 用Verilog语言实现数字锁相解调系统,包含了正交的DDS函数发生器和相应的AD驱动-FPGA digital demodulation system in Verilog lock, comprising a DDS orthogonal function generator and driving the corresponding AD
CCD_drive
- TCD1304 CCD 驱动 AD转 USB2.0传输(This code based on verilog language, worked on EP1C3T144 FPGA chip, developed on Quartus II 12.0 . The ccd's data transformed by USB2.0 after amplified and AD confromed.)
adc
- 使用verilog 硬件描述语言编写的ad采样模块,希望对大家有用。(Using Verilog hardware descr iption language written in AD sampling module, I hope useful for everyone)
ad706_test
- AD7606的FPGA驱动,AD7606与FPGA通过并行模式连接。FPGA可以将AD采集到的信号转换成电压信号通过串口输出,可通过PC机串口调试助手查看。实测可用(The drive program of AD7606 write by verilog. FPGA can convert the AD7606'sigal to volatage and send the converted signal to PC through uart.)